

#4

Form 1449*	Atty. Docket No.: 884.141US1	Serial No. <i>07/1431477</i>
INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use several sheets if necessary)	Applicant: Kiran Ganesh et al.	
	Filing Date: Herewith	Group: <i>2925</i> Unknown

11/01/99



U. S. PATENT DOCUMENTS

**Examiner Initial	Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate
--------------------	-----------------	------	------	-------	----------	----------------------------

FOREIGN PATENT DOCUMENTS

**Examiner Initial	Document Number	Date	Country	Class	Subclass	Translation Yes No
--------------------	-----------------	------	---------	-------	----------	----------------------

OTHER DOCUMENTS

(Including Author, Title, Date, Pertinent Pages, Etc.)

<i>PP</i>	Basaran, B., et al., "GeneSys: A Leaf-Cell Layout Synthesis System for GHz VLSI Designs", <u>Proceedings of the 12th International Conference on VLSI Design</u> , 448-452, (Jan. 1999)
<i>PP</i>	Gupta, A., et al., "CLIP: An Optimizing Layout Generator for Two-Dimensional CMOS Cells", <u>Proceedings of the 34th Design Automation Conference</u> , 452-455, (June 1997)
<i>PP</i>	Gupta, A., et al., "Near-Optimum Hierarchical Layout Synthesis of Two-Dimensional CMOS Cells", <u>Proceedings of the 12th International Conference on VLSI Design</u> , 453-459, (Jan. 1999)
<i>PP</i>	Gupta, A., et al., "Width Minimization of Two-Dimensional CMOS Cells Using Integer Programming", <u>Proceedings of the IEEE/ACM International Conference on CAD</u> , 660-667, (1996)
<i>PP</i>	Ho, J., et al., "New Algorithms for the Rectilinear Steiner Tree Problem", <u>IEEE Transactions on Computer-Aided Design</u> , Vol. 9, 185-193, (Feb. 1990)
<i>PP</i>	Hsieh, Y., et al., "LiB: A CMOS Cell Compiler", <u>IEEE Transactions on Computer-Aided Design</u> , Vol. 10, 994-1005, (Aug. 1991)
<i>PP</i>	Hu, C., et al., "Electromigration Under Bidirectional Current Stress", <u>Proceedings of the Symposium on Reliability of Metals in Electronics</u> , 188-202, (1995)
<i>PP</i>	Hwang, C.Y., et al., "An Efficient Layout Style for Two-Metal CMOS Leaf Cells and Its Automatic Synthesis", <u>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</u> , Vol. 12, 410-424, (March 1993)
<i>PP</i>	Riepe, M.A., et al., "Transistor Level Micro Placement and Routing for Two-Dimensional Digital VLSI Cell Synthesis", <u>Technical Report CSE-TR-364-98</u> , The University of Michigan, Ann Arbor, 1-18, (June 1998)

Examiner	<i>Phallaka Kik</i>	Date Considered
----------	---------------------	-----------------

*Substitute Disclosure Statement Form (PTO-1449)

**EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Form 1449*	Atty. Docket No.: 884.141US1	Serial No. Unknown 09/431,477
INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use several sheets if necessary)	Applicant: Kiran Ganesh et al.	
	Filing Date: Herewith	Group: Unknown 2825

OTHER DOCUMENTS

(Including Author, Title, Date, Pertinent Pages, Etc.)

**Examiner Initial



<i>PR</i>	Romeo, F., et al., "Research on Simulated Annealing at Berkeley", <u>Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers</u> , 652-657, (Oct. 1984)
<i>PR</i>	Saika, S., et al., "A Two-Dimensional Transistor Placement Algorithm for Cell Synthesis and Its Application to Standard Cells", <u>IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences</u> , Vol. E80-A, 1883-1891, (Oct. 1997)
<i>PR</i>	Tani, K., et al., "Two-Dimensional Layout Synthesis for Large-Scale CMOS Circuits", <u>IEEE International Conference on Computer-Aided Design</u> , 490-493, (Nov. 1991)
<i>PR</i>	Wimer, S., et al., "Optimal Chaining of CMOS Transistors in a Functional Cell", <u>IEEE Transactions on Computer-Aided Design</u> , Vol. CAD-6, 795-801, (Sept. 1987)

Examiner <i>Phallaka Kite</i>	Date Considered 9/18/2001
-------------------------------	---------------------------

*Substitute Disclosure Statement Form (DIO-1449)

**EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.